Public Deliverables

28 January, 2026

D6.4 WP3, WP4, WP5 Demonstrator Platform

The ORSHIN Demonstrator platform showcases secure device development, focusing on secure inter- and intra-device communication, as proposed in the ORSHIN project. This document provides a high-level overview of the demonstrator, while detailed documentation is provided in the demonstrator repository.

28 January, 2026

D5.3 Intra-device and inter-device secure communication prototypes

This document represents the user guide needed to setup and test the intra- and inter-devices communication prototypes.

28 January, 2026

D5.2 Report about essential and beyond-essential s&p guarantees for intra-device communication in restricted environments

This document conducts an examination of current protocols used to secure intra-device communication, including standard, proprietary, and literature-based approaches.

28 January, 2026

D5.1 Report about Essential and Beyond Essential S&P Guarantees for Inter-device Communication in Restricted Environments

In this deliverable we present the creation of BlueBrothers: three new inter-device communication protocols providing essential and beyond-essential S&P guarantees.

28 January, 2026

D4.2 Prototype of automatic security pre-silicon SW testing

This deliverable presents the prototype results.

28 January, 2026

D4.1 Report on security audit and testing

In this report we present two concepts of hardware acceleration for SW security testing, one for accelerating simulation of fault injection on Software pre-silicon and the other to support Logical Software testing such as Fuzzing or Symbolic execution.

28 January, 2026

D3.3 Models for formal verification

This deliverable reports on results on countermeasures against side-channel attacks.

28 January, 2026

D3.2 Hardware implementations of cryptographic building blocks with formally verifiable protection against physical attacks

This deliverable describes hardware implementations of cryptographic building blocks, such as the PRINCE and AES S-boxes, with formally verifiable protection against physical side-channel attacks.

28 January, 2026

D3.1 RISC-V processor with countermeasures against microarchitectural attacks

This deliverable describes Proteus, a RISC-V processor designed for microarchitectural security research.

13 November, 2024

D2.2 Report about security requirements

This report explains how abstract high-level security requirements are handled in the trusted life cycle and how they are broken down into more concrete procedural requirements for the life cycle phases, and into low-level security requirements for the components.

13 November, 2024

D2.1 Report about trusted life cycle design methodology for OSH

The deliverable provides the description of the methodology for composing open-source components. We envision a trusted life cycle of the device composed of several phases. The report will formalize these phases and identify the interaction and feedback of the design and production process up to the device decommissioning. The report provides the guidelines for the secure composition of building blocks. The guidelines help to achieve a secure result leveraging the security features of each component.

Follow us on